Welcome![Sign In][Sign Up]
Location:
Search - LED clock

Search list

[Other resourceCLOCK

Description: 可以实现实时调整时间,由6位LED显示时分秒时钟,连线简单
Platform: | Size: 99809 | Author: action | Hits:

[assembly languageclock

Description: 用vhdl开发的up3 clock,可以在up3的led上显示24小时制时分秒
Platform: | Size: 14942 | Author: 李瑶 | Hits:

[assembly languageclock

Description: 本电子钟采用PIC16C55单片机控制,适于温室的定时恒温或自来水的定时定压控制等。PIC16C55单片机工作电压为2.5~6.25V,功耗低、驱动能力强。本电子钟可以控制一路负载在24小时内的3次开/关;一个双限触发的定时输出口,既可接传统的功率保持型继电器,也可接脉冲继电器。本机用四位LED数码管扫描式显示,还有消隐(省电)工作方式,使用起来非常灵活、方便。
Platform: | Size: 120482 | Author: 罗志军 | Hits:

[Button controlclock

Description: 一个LED时钟显示程序,用vc实现,效果挺不错,支持一下啊~
Platform: | Size: 32991 | Author: 冯超 | Hits:

[Other resource红外遥控LED电子钟

Description: 采用实时时钟芯片DS1302+AT89C2051的红外遥控LED电子钟-using real-time clock chip DS1302 AT89C2051 infrared remote control LED electronic bell
Platform: | Size: 4202 | Author: 张金 | Hits:

[OtherLED电子钟.doc

Description: 简单的电子时钟程序-simple electronic clock procedures
Platform: | Size: 45711 | Author: 屈国利 | Hits:

[SCMATmega88 4-digi LED clock

Description: 软件使用主时钟和RTC, backup电池掉电了也能跑! HT1381/DS1302 RTC, 7-SEG管为共阴, 软件中SEG为负逻辑,COM为正逻辑以便驱动三极管作高亮度显示。
Platform: | Size: 3665 | Author: kkkwan98@yahoo.com.hk | Hits:

[ARM-PowerPC-ColdFire-MIPS独孤求索 ARM板 全部图纸代码

Description: CPU:S3C44B0X FLASH:HY29LV160BT 2M SDRAM:HY57V641620 8M 2 COM USB1.1 PDIUSBD12 NET RTL8019AS JTAG 14PIN LCD 接口 4 KEY 3 LED 峰鸣器 时钟电池-CPU : S3C44B0X FLASH : 2M SDRAM HY29LV160BT : HY57V641620 8M two COM USB 1.1 PDIUSBD12 NET RTL8019AS JTAG interface LCD 14PIN four LED KEY 3-Wong-clock battery
Platform: | Size: 1812480 | Author: 田昊 | Hits:

[VHDL-FPGA-Verilog数字频率计实验报告

Description: 课程设计要求设计并用FPGA实现一个数字频率计,具体设计要求如下: 测量频率范围: 10Hz~100KHz 精度: ΔF / F ≤ ±2 % 系统外部时钟: 1024Hz 测量波形: 方波 Vp-p = 3~5 V 硬件设备:Altera Flex10K10 五位数码管 LED发光二极管 编程语言:Verilog HDL / VHDL-curriculum design and FPGA design to achieve a digital frequency meter, the specific design requirements are as follows : measurement frequency range : 10Hz to 100KHz precision : F/F 2% external clock system : 1024Hz Waveform Measurement : square Vp-p = 3 ~ 5 V hardware : Altera Flex10K10 five digital LED light emitting diode programming languages : Verilog HDL/VHDL
Platform: | Size: 144384 | Author: | Hits:

[SCM拉等

Description: 遥控数字钟应用程序,应用于多种数字钟接口,可以遥控设备,省力。自制LED电子钟在很多电子报刊杂志上都可以见到,但大多数在断电后都要重新设置时间等 参数,给使用带来很多不便。也有用后备电池作为备用电源的,但往往体积较大。本文介绍 的LED电子钟克服了以往的弊端,而且采用了家电通用的红外遥控器进行控制,方便使用。 有一路闹铃输出,可以通过遥控器设置闹铃时间及允许与否。-digital clock remote control applications, digital clock used in a variety of interface, remote-control equipment, effort. Homemade LED electronic bell in many electronic newspapers and magazines can all, but most of the power outages after the re setup time and other parameters to use in many ways. Also useful as a standby battery backup power, but often larger. This paper introduces the LED electronic clock to overcome the shortcomings of the past, and the use of common household appliances infrared remote control, and ease of use. A way Alarms output, the remote control can set the alarm time and allow it or not.
Platform: | Size: 3072 | Author: 王安 | Hits:

[VHDL-FPGA-Verilogvhdl_LED

Description: 点阵显示实验示例使用说明 使用模块有:时钟源模块、点阵显示模块,脉冲沿模块。 使用步骤: 1. 打开电源+5V。 2. 信号连接,按下表将1K30信号与实际模块连接好。 3. 1K30板连接好并口线,并将程序加载 4. 脉冲沿模块的按键MS1为复位清零键,灯灭时有效,点阵块上会显示汉字。 -lattice experimental use of the use of sample modules : clock source modules, dot-matrix display module, pulse along the module. Use steps : 1. Turn the power 5V. 2. Signal connectivity, the table below will 1K30 signal with the actual module linking well. 3. 1K30 good parallel plate connecting lines and procedures for loading 4. Pulse module along the MS1 to reset button, reset button, when the lights were effective, Lattice pieces will be shown on Chinese characters.
Platform: | Size: 333824 | Author: 刘浪 | Hits:

[Button control6位数码管时钟程序2222

Description: 数码6位数码管时钟程序2222  6 位数码管多功能时钟程序 74HC164驱动LED 显示 74hc138进行位选 Creat By: 单片东东 2004.12.28 bian xie-six digital clock control procedures 2222 6-bits digital clock control procedures 74HC164 multifunctional LED Display Driver 74hc138 for Creat By Choice : Single Eastern 2004.12.28 MacromediaNokia xie xie
Platform: | Size: 2048 | Author: 随风 | Hits:

[SCM温度计

Description: 用89C51和DS18B20制作的“孵化器温度控制器”,附电路图-with 89C51 and DS18B20 produced an "incubator temperature controller," A circuit
Platform: | Size: 10240 | Author: 金华 | Hits:

[Embeded-SCM Developtest_rtc

Description: SUMSUNG S3C44B0X ARM7的一个RTC实时时钟的显示和修改的例程-SUMSUNG S3C44B0X an ARM7 RTC real time clock and the display changes routines
Platform: | Size: 29696 | Author: 旺真 | Hits:

[SCMcsource

Description: 51的延时及LED/时钟的例子源程序 这些已经通过了调试的,大家感兴趣的 可以下载试试看-51 and the delay LED/clock source of these examples have been adopted debugging, everyone interested can download Try
Platform: | Size: 3072 | Author: zw | Hits:

[SCM10.2.1led_clock_display

Description: 本上载程序使用51汇编语言实现6位数码管时钟现实-the procedures on the use of assembly language to achieve 51 6 digital clock reality
Platform: | Size: 1024 | Author: guorui | Hits:

[SCMsingle-key-adjust-clock

Description: 显示数据在70H-75H单元内,用六位LED共阳数码管显示,P1口输出段码数据,P3口作 扫描控制,每个LED数码管亮1MS时间再逐位循环。 定时器T0、T1溢出周期为50MS,T0为秒计数用, T1为调整时闪烁用, P3.7为调整按钮,P1口 为字符输出口,采用共阳显示管。 -display the data in the 70H-er cell, with a total of six Yang digital LED Display, P1 mouth of the code output data, P3 I scan control for each LED digital-rungs of time to each of these cycles. Timer T0, T1 overflow cycle of 50-MS, seconds count T0 to use T1 to adjust with flashes, P3.7 adjusted for the button, I P1 characters to the output I used a total of Shenyang demonstrate.
Platform: | Size: 10240 | Author: fengming | Hits:

[VHDL-FPGA-Verilogcodeofvhdl2006

Description: 【经典设计】VHDL源代码下载~~ 其中经典的设计有:【自动售货机】、【电子钟】、【红绿灯交通信号系统】、【步进电机定位控制系统】、【直流电机速度控制系统】、【计算器】、【点阵列LED显示控制系统】 基本数字逻辑设计有:【锁存器】、【多路选择器】、【三态门】、【双向输入|输出端口】、【内部(缓冲)信号】、【编码转换】、【加法器】、【编码器/译码器】、【4位乘法器】、【只读存储器】、【RSFF触发器】、【DFF触发器】、【JKFF触发器】、【计数器】、【分频器】、【寄存器】、【状态机】 - [ Classics design ] the VHDL source code downloads ~ ~ classics the design to include: [ Vending machine ], [ electron clock ], [ traffic light traffic signal system ], [ step of 杩涚數 machine localization control system ], [ direct current machine speed control system ], [ calculator ], [ array LED display control system ] the basic numeral logical design includes: [ Latch ], [ multichannel selector ], [ 涓夋
Platform: | Size: 44032 | Author: senkong | Hits:

[VHDL-FPGA-Verilog8LEDverilog

Description: //led.v /*------------------------------------- LED显示模块:led(CLK,AF,ADDR,DATA) 功能: 显示 注意事项: 8位LED 参数: CLK:扫妙时钟输入,推荐1kHz AF:数码管输出,a~h ADDR:数码管选择位数出,0~2 DATA:显示数据输入0~9999 9999 编写人: 黄道斌 编写日期: 2006/07/13 -------------------------------------*/-//led.v /*------------------------------------- LED Display Module : led (CLK, AF, ADDR. DATA) function : to show : 8 LED parameters : CLK : So Wonderful clock input, Suggest 1kHz AF : digital tube output, a ~ h ADDR : digital control options from the median, 0 ~ 2 DATA : data show that the importation of 0 ~ 9999 9999 prepared : Huang Daobin preparation date : 2006/07/13-------------------------------------*/
Platform: | Size: 1024 | Author: 黄道斌 | Hits:

[SCMZYMCU

Description: 用四位LED数码显示管显示实时时钟单片机源程序-with four LED digital display of real-time clock source SCM
Platform: | Size: 1024 | Author: 徐君 | Hits:
« 1 2 3 4 5 67 8 9 10 11 ... 50 »

CodeBus www.codebus.net